The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

"While there are, of course, some factors that affect travel, especially the weather, that are truly out of anybody's control, we can take and have taken a number of steps to make travel better." ...