the top level wire embedded in the block level will suffer from cross talk with the block wires, and the timing closure will suffer. Or they had to allocate routing channels around the hierarchical ...

Macro and IO cell placement is getting placed in such a way that effective routing space ... contains the Block I/O pins, which communicate with other blocks and cells in the chip. Pin placement is an ...