On the other hand, large gate count, low power supply voltage and increased ... As a result, this design flow is very suitable for designing mixedmode CMOS/ECL design in one shot. The paper is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback